The second step consists in tuning a given network template to achieve some degree of QoS guarantee. The first step is to characterize application performance through traffic modeling and simulation. The most widespread approach to attain some degree of QoS guarantee relies on a two-step process. Several of these propositions claim providing quality of service (QoS) guarantees, which is essential for real time and multimedia applications. Even if NoC research is a relatively young field, the literature abounds with propositions of NoC architectures. The idea behind the proposition of Networks-on-Chip (NoCs) for modern and future systems on chip capitalizes on the fact that busses do not scale well when shared by a large number of cores. In our design case, it has been further observed that the power optimization with clock gating techniques at RTL level saves 67.38%, Gate Level 67.29% & Power Driven around 68.79% of power while 30.38 %, 27.85 % &31.21% silicon area respectively have been saved. For designs that have large multi-bit registers, clock gating can save power and reduce the number of gates in the design. Clock gating reduces the clock network power dissipation, relaxes the datapath timing, and reduces routing congestion by eliminating feedback multiplexer loops. Clock gating is an important high-level technique for reducing the power consumption of a design. The use of custom SRAM in place of synthesizable flip flops in the input block has resulted in a saving of over 26% of the silicon area and power optimization is 65% when operated at 16 ns clock. The other two components of the routing node take up negligible area in comparison. Of the four components of routing node, the input block (mainly consisting of buffers) and scheduler have been modified to save area requirements.

Resource sharing for on-chip network is critical to reduce the chip area and power consumption.An area efficient implementation of a routing node for a NoC is presented. Power consumption, area overhead and the entire NoC performance is influenced by the router buffers. Small optimizations in NoC router architecture can show a significant improvement in the overall performance of NoC based systems. Network-on-Chip (NoC) is the interconnection platform that answers the requirements of the modern on-Chip design.

Torus network topology